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1. Introduction to Real-Time Image Processing in Space
2. ARG Image Subsystem
3. FPGA Implementation
4. Theoretical Performances and Limitations

















































































































Image Processing in Space




• HW acceleration implementations improve performances
• LICIACube satellite autonomous navigation based on image features















































































































• Design developed to operate with a 4.2MP CMOS sensor
• Image size is 2048x2048 with 16-bit encoded pixels, 8MB transferred
• SW-implemented algorithms run in 10s on CPU












































































Pixel binning and Color Depth Compression
• Binning performs arithmetical average of four consecutive pixels
• Resulting image size on 𝑅 × 𝐶 input is Τ𝑅 2 × Τ𝐶 2
• Core latency is 2 clock cycles for each pixel (1 ADD, 1 ADD+RSH)
• Design include 4 FIFOs to guarantee data coherency based the (𝑅, 𝐶) indexes
• CDC consists of each pixel Least Significant Bits (LSBs) truncation 
• Scale color dynamic from 12 bits to 8 bits 







































• 2-D convolutional filter between image and user kernel
• LPF smooths objects edges, leveling pixels values in the area
• Background noise is filtered (Deep Space one-pixel-stars removed)
• Core receives 1 pixel per cycle






































Luminance Histogram and Threshold Computation
• Histogram generates from pixel values occurrences in the picture
• Each input data increases the related pixel accumulator
• Result is provided at end of image








































• Performed combinatorially in parallel to the 
luminance histogram
• Operates a comparison of input data wrt to BA 
threshold
• Processed pixels are either black (0) or white (1)
• If black, pixel becomes part of Deep Space 
background
• Target identification executed only on white pixels, 







































• Executed on binarized white pixels
• Recognizes single object by analyzing each pixel 
surrounding area
• Assigns a color (16-bit label) to the identified object
• Increments the assigned colors to allow unique
object identification
• Receives 1 pixel for cycle, evolving on a FSM
• Evolves through Retrieve-Analyze-Update states






















































































































































• Microsemi RT4G150-CG1657B FPGA
• 4LUT occupation: 5.2%
• DFF occupation: 2.7%
• 1Kbit SRAM occupation: 17.1%
















































































































• All modules but MTI guarantee a throughput of 50Mpixel/s
• Chain bottleneck is the receiving SpW interface
• Maximum transfer throughput is 8Mpixel/s on the test application
• Streaming data coherency is guaranteed if 
• MTI is the slowest core (5 clock cycles/processed pixel)















































































































• Comparison include SW vs. HW execution
• SW run performed on a single SPARC V8 CPU at 50MHz with RTEMS
• HW run performed on target FPGA with system clock at 50MHz
• Test image from LCC mission simulator, improvement of 17.2x






































Application in Space 
• LICIACube will perform high-speed Didymoon fly-by
• Autonomous navigation is too fast to operate control after SW
• HW solution process data on-the-fly, returning partial results to SW














































































































• Datapath integrates binning, filter, 
histogram, binarization, MTI
• Flexible, configurable and integrable with 
standard data interfaces
• High-performance (50Mpixels/s) and low-
latency
• Reduced resource occupation (5% LUT, 3% 
FF, 15% BRAM) on RTG4 FPGA
• About 20x faster than SW solution on 
2048x2048 image
• Enhances autonomous tracking operations
in Space applications
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Thank you!
www.argotecgroup.com
eugenio.scarpa@argotecgroup.com
